





(Autonomous Institution – UGC, Govt. of India)

(Affiliated to JNTU, Hyderabad, Approved by AICTE - Accredited by NBA & NAAC – 'A' Grade, ISO 9001:2008 Certified)

Maisammaguda, Dhulapally, Secunderabad – 500100.

# DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING


## **III B.TECH I SEMESTER QUESTION BANK**

(2017 - 18)



## **INDEX**

CODE	NAME OF THE SUBJECT
R15A0408	IC APPLICATIONS
R15A0409	ANALOG COMMUNICATIONS
R15A0569	COMPUTER ORGANIZATION & OPERATING SYSTEMS
R15A0410	DIGITAL DESIGN THROUGH VERILOG
R15A0411	DIGITAL SYSTEM DESIGN
R15A0507	JAVA PROGRAMMING



## Code No: 115EB JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, March - 2017 LINEAR AND DIGITAL IC APPLICATIONS

(Common to BME, ECE, ETM)

		(Common to Bivi	E, ECE, ETVI)			
	3 hours	er contains two parts A		M.	Iax. Marks: 75	
	Part A is compuls consists of 5 Units 10 marks and may	sory which carries 25 ms. Answer any one full of have a, b, c as sub que	marks. Answer question from estions.	each unit. Each	question carries	
	) NS	PART	7 - Å-[::]	NS	(25 Marks)	MS
1.a) b)	Explain the preca	I representation of IC volutions that can be take				
c) d)	Draw the circuit	quasi stable stäte. diagram of Second				744
e) f)		types of A/D converters		verter?	[3] [2] [3]	
	Give the working	principle of analog mu the TTL logic gates to t	ltiplexer:		[2]	ME
j)		rations of counter IC's.	гр		[3]	
	e Ne	PAR'	- B	1.1.1.1	(50 Marks)	
2.		ntiator circuit that will	differentiate i		$f_{max} = 100 Hz.$ [10]	
3.a) b)	you mean by the	Offerences between the interm "virtual ground"? od of boosting the curre	nverting and no			HE
4.	Design and expla	in the operation of All		its characterist	ics. [10]	
8 4 8		of Schmitt trigger using of a PLL AM detector a			ration. [5+5]	
6.		natic block diagram of expression for its outp		A/D converter	and explain its [10]	
7.a) b)	What is the conv is 5 MHz?	ersion time of a 10 bit s		oximation ADC	C if its input clock [5+5]	NE

	b) What	nd one active hig	by Carry propag	* * * * *	I made that	* * * * * *	N3
	10.a) Expla	in operation of D	olock diagram of [12] [2] [2] [2] [2] [2] [2] [2] [2] [2] [	n-bit parallel bir	ary adder/subtra	[10] [5+5]	M.
3	11.a) Desig	n and implement in the internal str	4-bit synchronor		using IC.	[5+5]	NE
			00	O00			
	H3	NS	HS	NS	NS	NS	1 7 8*** 1 2 8*** 1 3 7 8*** 1 4 7 8** 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
****	MID:	N3	NE	N3	NS.	ИЗ	
3	MS.	MO	MS NS	NS.	NO	NS	
3	MS	NS.		N3		NS	ŀk
3	AND			N3		H3	N.C.
****; ****;	N3	H3	MS	NE	NS.		N:

\*.

**R13** Code No: 115EB JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, November/December - 2016 LINEAR AND DIGITAL IC APPLICATIONS (Common to ECE, ETM) Max. Marks: 75 Time: 3 hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. · · PART - A· ··· (25 Marks) [2] 1.a) Define unity gain band width of an op-amp. [3] Define slew rate. What causes it? b) ...[2] c). ....What is switched capacitor filter? ::[3] d): ...Draw the circuit diagram of AM detector using PLL. [2] Which type of ADC is the fastest? Why? e) [3] An 8 bit DAC has a resolution of 20mv/bit. What is analog output voltage? f) [2] Mention any two applications of multiplier IC. [3] Realize EX-OR gate with CMOS circuit. i): ....Write the difference between static and dynamic RAM's. i) ... Draw the block diagram of 3-bit ring counter. PART - B (50 Marks) With neat circuit diagram explain the operation of Schmitt trigger: OR 3.a) An IC op-amp 741 used as an inverting amplifier with a gain of 100. The voltage gain vs frequency characteristic is flat up to 12 kHz. Find the maximum peak to peak input signal that can be feed without causing any distortion to the output. Draw and explain the output waveform of the ideal inverter circuit when the input is ... square wave. ... Explain the operation of mono stable multi vibrator using 555 timers. Derive the 4. expression of time delay of mono stable multi vibrator with 555 timers. OR 5.a) ....From the given component values find the free running frequency. Control voltage ....Vc=10.9v, Vcc=12v, R1=4.7k and C1=1.1Nf:: .... Design a narrow band bandpass filter using op-amp. The resonant frequency is 100HZ [5+5]and Q=2. Assume c=0.1Uf. Draw the schematic block diagram of dual slop A/D converter and explain its 6. ...operation. Derive expression for its output voltage. OR What are the limitations of weighted resistor type D/A converter? 7.a) What do you mean by quantization error in an A/D converter? [5+5]b)

* * * * * * * * * * * * * * * * * * *	8. Find the	e state diagram a	nd state table of a	binary coded d	lecimal to excess-	3 decoder.	M
	9. Draw th	ne basic DTL gat	Ol te and explain its			[10]	
****	10.a) Design	a 4 to 16 decode ent the followin			151 IC F(z)=AB+	BC+AC [5+5]	NS
	11. With th	e help of timing	diagram explain		operations of SRA	M. [10]	
	MS	h.I.S	MS	NS	N.		
			000	00			
3	NS	M3	H3	NB-	NS	NS	AS
	H3	NS.	, NS	M3	NS		NE
3	N3	MS	NS	HB	HS	M8	NE
3	NS	HS	NS	NS	N3	N3	
3	ЫS	ME:	NB	NS -	HS	N3	MS
5	M3	NS.	MS	MS.	N3	H3	M:

Code No: 115EB

### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY

B.Tech III Year I Semester Examinations, November LINEAR AND DIGITAL IC APPLICATIONS

(Common to ECE, BME)

Time: 3 hours

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

#### PART - A (25 Marks)

1.a)	Significance and definition of upper and lower threshold points of a Schmitt	trigger. [2]
b)	Mention the reasons why open loop is not preferred for linear applications.	[3]
c)	List various applications of IC 555 Timer.	[2]
d)	Differentiate Bessel, Butterworth and Chebyshev filters.	[3]
e) .	Define the following terms as related to DAC: i) Linearity ii) Resolution.	[2]
f)	Compare R-2R and Weight Resistor types of ADC.	[3]
g)	What is meant by Tri-state logic?	[2]
h)	What is the purpose of priority encoders.	[3]
i)	Write the applications of shift registers.	[2]
j)	Differentiate Static and Dynamic RAMs.	[3]
	PART - B (50 Marks)	¥
2.a)	Explain the why emitter follower circuit is used as level shifter.	
b)	Design an op-amp differentiator to differentiate an input signal that varies in	frequency
	from 10Hz to about 1 KHz.	[5+5]
	OR	
3.a)	What are the disadvantages of using zero crossing detector? How it can be ousing Schmitt trigger?	overcome
b)	Draw the internal architecture of IC 723 voltage regulator and explain.	[5+5]

4.a) Draw the block diagram for PLL and explain in detail.

b) Explain two of the following applications for which PLL is used:

i) AM detector

ii) FM demodulator.

[4+6]

 $\frac{\text{OR}}{\text{S.a.}}$  An ideal low pass filter having  $f_{H}$ =5 kHz is cascaded with high pass filter having

f<sub>L</sub>=4.8 kHz. Sketch the frequency response of the cascaded filter.

b) Explain the monostable operation of the 555 timer and derive the expression for the period of a pulse generated by the Timer. [5+5]

6.a) Explain the operation of the fastest analog to digital converter. What is the main draw back of this converter? Compare this converter with other types.

b) Draw the circuit of a Ladder type DAC for 4 bits and derive expression for output voltage. [5+5]

OR

7.a) Draw a schematic diagram of a D/A converter. Use resistance values whose ratios are multiples of 2. Explain the operation of the converter.

b) Give the schematic circuit of integrating type A/D converter and explain the operation of this system and derive expression for output voltage Vo. [5+5]

- 8.a) Draw the resistive model of a CMOS inverter and explain its behavior for LOW and HIGH outputs.
  - b) Design 1:8 demultiplexer using two 1:4 demultiplexer.

[6+4]


#### OR

- 9.a) Explain sinking current and sourcing current of TTL output. Which of the above parameters decide the fan-out and how?
  - b) Design a full subtractor with NAND gates.

[5+5]

- 10.a) Design an 8-bit parallel-in and serial-out shift register. Explain the operation of the above shift register with the help of timing waveforms.
  - b) Explain the functional behavior of Static RAM cell? Show the internal structure of 8×4 static RAM. [5+5]

- 11.a) Design a 4-bit binary synchronous counter using 74×74.
  - b) Draw the internal structure of synchronous SRAM and explain the operation. [5+5]



## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## B.Tech III year – I Semester Examinations, Model Paper-1 Linear and Digital IC Applications

Time: 3 hours Max. Marks: 75

#### PART- A (25 Marks)

	raki- A (25 iviai ks)	
1.	a. What is virtual ground?	(2 M)
	b. What are the characteristics of an Ideal op-amp?	(3 M)
	c. What is an active filter?	(2 M)
	d. Classify filters based on frequency range of operation	(3 M)
	e. What are different types of DACs?	(2M)
	f. What are the drawbacks of weighted resistor DAC?	(3M)
	g. Classify the integrated circuits	(2 M)
	h. Write short notes about code converters	(3 M)
	i. What is a flip flop?	(2 M)
	j. Write short notes on SR flip flop	(3M)
	PART-B (5*10=50 Marks)	
2.	Draw and explain the waveforms of inverting and non-inverting Comparator OR	(10M)
3.	Explain the working of an ideal & practical differentiator	(10M)
4	With a neat diagram explain about triangular wave generator and derive the frequency	of
	Oscillation	(10M)
	OR	, ,
5	With a neat diagram explain about sawtooth wave form generator	(10M)
6	Explain the operation of parallel comparator type ADC with the help of a neat diagram OR	n (10M)
7	Explain the operation of a Successive approximation type analog to digital converter	(10M)
8	Explain Binary to Gray and Gray to Binary code conversion with one example each OR	(10M)
9	Explain the IC interfacing between TTL and CMOS	
10	Draw the D filp-flop and T flip-flop and explain the operation with truth table OR	(10M)
11.	(a) Draw the JK flip-flop and explain it's operation with truth table	(5M)
	(b) Explain D flip-flop with help of diagram and truth table	(5M)

#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## B.Tech III year – I Semester Examinations, Model Paper-2 Linear and Digital IC Applications

Max. Marks: 75

(5M)

(5M)

(10M)

Time: 3 hours

111110.	y nours	, .
	PART- A (25 Marks)	
1.	a) How many types of waveforms are generated with the use of a waveform generator	(2M)
	b) Draw the waveforms that a waveform generator can generate	(3M)
	c) What is a comparator	(2M)
	d) Explain inverting comparator briefly	(3M)
	e) What is Resolution	(2M)
	f) Calculate the number of bits required to represent a full scale voltage	
	Of 10V with a resolution of 5mV approximately	(3M)
	g) Write short notes on BCD to Binary converter	(2M)
	h) Explain briefly the magnitude comparator	(3M)
	i) Write the truth table for J-K flip-flop	(2M)
	j) Draw the serial and parallel shift register	(3M)
	PART-B (5*10=50 Marks)	
2	Draw and explain the operation of an op-amp as an integrator OR	(10M)
3	Explain the modes of operation of an op-amp	(10M)
4	How a symmetrical wave form generator can be constructed using 555 timer OR	(10M)
5	If $R_A = 6.8 \text{ K}\Omega$ , $R_B = 3.3 \text{ K}\Omega$ , $C = 0.1 \mu F$ in 555 Astable Multivibrator. Calculate i) $t_{high}$ ii) $t_{Low}$ iii) Free running frequency iv) Duty Cycle	(10M)

6 a) Calculate the number of bits required to represent a full scale voltage of

7 Explain the operation of weighted resistor DAC with neat circuit diagram

10V with a Resolution of 5mV approximately

OR

b) List out different types of A/D converters

8 a) Explain 4 bit parallel adder	(5M)
b) Explain 4-bit magnitude comparator	(5M)
OR	
9 Explain Decoders	(10M)
10 Explain 3 bit asynchronous counter with neat diagram	(10M)
OR	
11 a) Assume the propagation delay of each flip-flop is 12 ns. What is the total prop	pagation
delay and the max clock frequency of a 3 bit asynchronous Binary counter	(5M)
b) Explain the 2-bit synchronous binary counter	(5M)



# MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## B.Tech III year – I Semester Examinations, Model Paper-3 Linear and Digital IC Applications

Time: 3 hours Max. Marks: 75

## PART- A (25 Marks)

1 a) What is a voltage regulator	(2M)
b) Mention the features of 723 regulators	(3M)
c) What is IC 555 timer	(2M)
d) Draw the functional diagram of IC 555 timer	(3M)
e) What is the disadvantage of Weighted resistor DAC	(2M)
f) Draw the circuit diagram of DAC which overcome the disadvanta	ge of
Weighted resistor DAC	(3M)
g) Mention the classification of Integrated Circuits	(2M)
h) Write comparison of various logic families	(3M)
i) What is a decoder	(2M)
j) Write short notes on Parallel binary adder	(3M)
PART-B (5*10=50 Marks)	
2 Explain inverting & non-inverting comparator	(10M)
OR	(10141)
3 a)Explain the Schmitt trigger	(5M)
b) Explain the features of 723 regulators	(5M)
o) Emplain the features of 720 regulators	(8111)
4 Draw and explain the frequency response of all filters based on frequence OR	cy range (10M)
5 a) Write the design steps for 1 <sup>st</sup> order LPF	(5M)
b) Explain the frequency scaling	(5M)
6 Explain about ladder type DAC with neat diagram OR	(10M)
7 What is the drawback of weighted resistor DAC. Write down the metho	d to
Overcome this drawback	(10M)
8 Explain Encoders	(10M)
OR	` ,
9 Explain an 8-input Data Selector / Multiplexer	(10M)

10 Explain the synchronous BCD decade counter OR

(10M)

11 What is the shift register? Explain different kinds of shift register (10M)



### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## B.Tech III year – I Semester Examinations, Model Paper-4 Linear and Digital IC Applications

Time: 3 hours	Max. Marks: 75
PART- A (25 Marks)	
1 a) How many modes of operation of op-amp are there?	(2M)
b) Name the operation modes of op-amp.	(3M)
c) Draw the frequency response of Band pass & Band reject filters	(2M)
d) Draw the circuit of 1 <sup>st</sup> order LPF	(3M)
e) Mention various types of DACs	(2M)
f) Draw the circuit diagram of weighted resistor DAC	(3M)
g) Write classification of Integrated circuits	(2M)
h) Write comparison of ECL, TTL and CMOS families	(3M)
i) What is a flip-flop?	(2M)
j) Explain briefly about the S-R flip-flop	(3M)
PART-B (5*10=50 Marks)	
2 Explain three terminal voltage regulators OR	(10M)
3 Explain the inverting and non-inverting AC amplifier	(10M)
4 Explain the functional diagram of IC 555 timer OR	(10M)
5 Explain the monostable multivibrator operation and derive it's pulse w	idth (10M)
6 Explain the DAC and ADC specifications.  OR	(10 <b>M</b> )
7 Explain the counter type ADC	(10 <b>M</b> )
8 a) Explain 4 line to 16 line demultiplexer	(5M)
b) Explain parity generators/checkers  OR	(5M)
9 Use 74HC85 comparators to compare magnitudes of two 16 bit number	·s.
Show the comparators with proper interconnections	(10M)

10 Explain asynchronous Decade counters
OR


11 Explain ROM and it's types and RAM and it's types
(10M)



# MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## B.Tech III year – I Semester Examinations, Model Paper-5 Linear and Digital IC Applications

Time: 3 hours	Max. Marks: 75
PART- A (25 Marks)	
<ul> <li>a) What is a differentiator</li> <li>b) What is an Integrator</li> <li>c) What is all-pass filter</li> <li>d) Draw the circuit diagram of HPF</li> <li>e) Draw the circuit diagram of R-2R ladder DAC</li> <li>f) Mention different types of ADC</li> <li>g) Write comparison of various logic families</li> <li>h) Write about Gray to binary convertor</li> <li>i) Mention the types of counter</li> <li>j) What is a shift register?</li> </ul>	(2M) (3M) (2M) (3M) (2M) (3M) (2M) (3M) (2M) (3M)
PART B	
2 Prove that the difference amplifier with unity gain is a subtractor OR	(10M)
3 Explain DC and AC characteristics of op-amp	(10M)
4 Explain the Astable multivibrator and derive it's frequency operation OR	(10M)
5 Draw and explain block schematic of PLL	(10M)
6 Explain the DAC & ADC specifications OR	(10M)
7 Explain the Dual slope ADC	(10M)
8 Explain half adder and full adder with an example each OR	(10M)
9 a) Explain the decimal-to-BCD priority encoder	(5M)
b) Explain BCD-to-Binary conversion	(5M)
10 What is a flip-flop? Explain SR, D and JK flip-flops OR	(10M)
11 Explain various kinds of shift registers	(10M)



....

....

....

\*\*\*

\*\*\*\*

\*\*\*\*

# Code No: 115AK JULIAN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

## B. Tech III Year I Semester Examinations, March - 2017

ANALOG COMMUNI	
Note: This question paper contains two parts A and B Part A is compulsory which carries 25 marks. consists of 5 Units. Answer any one full questi 10 marks and may have a, b, c as sub questions	Max. Marks: 75  B. S. Answer all questions in Part A. Part B ion from each unit. Each question carries
PART - A	(25 Marks)
1.a) Write the expression for amplitude modulated by What are the methods for detecting AM waves c)Draw the frequency domain representation of Side Compare different AM techniques.  e) Define modulation index for FM.  f) Differentiate FM and AM.  g) What are the different types of noise sources in How do you define the effective noise temperary.  i) What are image frequencies? Explain.  j) What is the need for AGC circuit?	SSB modulated wave. [3] SSB modulated wave. [2] [2] [3] [2] [3] [3] [2] [3]
PART - B	
	(50 Marks)
<ul> <li>2.a) Derive the relation between the output power modulation.</li> <li>b) When the modulation percentage is 75, an AM of this is carrier power. What would be the peone of the side bands were suppressed?  OR  3.a) Draw the circuit diagram for balanced ring</li> </ul>	I transmitter produces 10KW. How much ercentage power saving if the carrier and [5+5]
indicating all the waveforms of the modulator.	x xxx
<ul> <li>What is the effect of frequency and phase error synchronous detector.</li> </ul>	r in demodulation of DSB-SC wave using [5+5]
4.a) Discuss various methods used to generate SSB b) Explain the need of VSB modulation.  OR	signals with neat sketches.
5. Describe the time domain band-pass represe block diagram of VSB generation corresponding	entation of VSB. Draw and explain the ng to the time domain description. [10]

3	<ul> <li>6.a) Derive the expression for FM signal from fundamentals and differentiate narrow band FM and wide band FM.</li> <li>b) Explain the principle of direct method of generation of FM signal using relevant diagrams.</li> </ul>							
X X + X X X X X X X X X X X X X X X X X	7. ·. Prove	that parrow band	d FM offers no in	OR nprovement in Sl	NR over AM.	·[[10]	ii	
	b) What proces	is the purpose of swith suitable s	ketches.	and de-emphasis	filtering? Expla	[5+5]		
::::	9. · Comp	9. Compare noise performance of PM and FM system.						
	b) Give t	he comparison b	etween phase dis	scriminator and ra		block diagram. [5+5]		
S	11.a)Explai b)Write	in with a neat blo short notes on ti	ock diagram PPN me division mult	OR I generation and iplexing:	detection.	- -::: <sub>[5+5]</sub>	NS	
			00	O00				
	H3	NS	MB	NS	NS	NS	NE	
3	N3	NS		NS	NS NS	NS	NS	
3	N3		H3	H3	N3	N3	NS	
A.A.	N3	N3	H3	N3	N3	h-143	NS	
	N3	· NS	HS	NE	NS		H3.	

Code No: 115AK	nb <mark>er/Dece</mark> mber NS		ME
Time: 3 hours  Note: This question paper contains two parts A and B.  Part A is compulsory which carries 25 marks. Answe consists of 5 Units. Answer any one full question from 10 marks and may have a, b, c as sub questions.	r all questions		ΝΞ
PART - A	NS	(25 Marks)	NS
1.a) Define noise. b) What are the similarities and differences between narrow what is threshold effect in envelope detector? d) Distinguish between simple AGC and delayed AGC. e) Define the terms frequency deviation and modulation if Explain the need for modulation. g) Give the classification of radio transmitters. h): Explain the need of amplitude limiter in FM receiver. i) Calculate the percentage saving in power if only one over the DSB-SC system at (i) 100% modulation (ii) 5 j) State the sampling theorem.	index for FM w	[3] [3] [2] [3] [2] [2] [3] [2] [3] [2] [3] [8] [9] [1] [1] [1] [1]	NS NS
PART - B □ □ □ □ □ □	NS	(50 Marks)	h.i.::
<ul> <li>2.a) Define modulation and explain the need of modulation A carrier with amplitude modulated to a depth of 50 band frequencies of 5.005 MHz and 4.995MHz. The is 40V. Find the frequency and amplitude of the carrie is 40V. F</li></ul>	% by a sinusoi amplitude of ear signal.	ach side frequency [5+5]	NS

The signal m (t) modulates a carrier Ac coswct. Plot the signal sided spectrum and find the bandwidth of the modulating signal. Assume that  $w_3>w_2>w_3$  and  $A_3>A_2>A_1$  [5+5]

generation using Phase discrimination method and explain its operation.

What is SSB Modulation and what are its advantages? Draw the block diagram for SSB

Explain how the base band signal can be recovered from the VSB Signal plus carrier

OR ....

4.a)

....using envelope detector.

3		5.a) Mention applications of different AM Systems Mention applications of different AM Systems Mention applications of different AM Systems Mention A vestigial filter has a transfer function H (f) with $f_c = 10^5$ Hz. Find the VSB modulated signal when $e_m(t) = \cos(2\pi f_m t)$ and $e_c(t) = 2\cos(2\pi f_c t)$ . Assume $f_m = 10^3$ Hz. [5+5]							
3		Discuss the effect of modulation index on the band width of FM. Explain the generation of WBFM from NBFM with neat sketch.  b) A carrier is frequency modulated by a sinusoidal modulating of frequency 2 kHz, resulting in a frequency deviation of 5 kHz. What is the bandwidth occupied by the modulated waveform? The amplitude of the modulating sinusoid is increased by a factor 2 and its frequency lowered by 500Hz. What is the new bandwidth?  [5+5]							
3		7.a) Compare the direct and indirect methods of generating FM signals. Explain Armstrong method of generating FM signals with a near block schematic diagram.  b) Draw the spectral representation of FM wave and derive the expression the Transmission bandwidth.  [5+5]							
			the AM receiver is the noise equitio.	valent band wid				NE	
3		a) Res	in the following: istive noise source to noise. whase and quadratise Figure.		onents and its pro	operties: ····	·  © <sub>[10]</sub>	N3	
		b) Expla i) Aut .∷∷ii) An	in the operation of in the terms: omatic Gain Con aplitude limiting uelch circuit.	trol (AGC).	MS	neat schematic	diagram.	NS	
		11.a) Comp	are the pulse mo		OR and continuous	modulation syste	ems.		
		b) What	is Multiplexing?	What are the ac	dvantages of Mu		ain how do you		
		genera	ate Time Division	i Multiplexing (	TDM) signals.		[5+5]		
				(	00O00				
		N3	M3	H3	MS	MS	H3	MB	
**** ***	:	NS	NS	NE.	N3	NS	NS	MO	

. . ...

107 E (040) E (10) 949

**R13** 

ENGG

Code No: 115AK

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERA B. Tech III Year I Semester Examinations, November - 2015

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

#### PART - A (25 Marks)

1.a) What is Amplitude modulation? Define modulation index of an AM signal. b) Draw the Amplitude Modulation waveforms with modulation index (m)=1, m<1, m>1. [3] Compare AM with DSB-SC and SSB-SC. c) [2] For 100% modulation what is the relationship between the voltage amplitudes of the d) side band. Define the term modulation index for AM and FM. [2] e) Derive the formula for instantaneous value of FM voltage. f) [3] What is the need of pre-emphasis and de-emphasis in FM transmission? [2] g) Calculate the thermal noise power appearing across a 20kΩ resistor at 25°C h) temperature with an effect noise bandwidth of 10KHZ. [3] i) Explain single polarity and double polarity PAM. [2] Explain simple and delayed AGC. j) [3]

#### PART - B

(50 Marks)

What is the principle of amplitude modulation? Derive expression for the AM wave and 2. draw its spectrum. [10]

OR

- For an Am DSBFC wave with peak unmodulated carrier voltage V<sub>c</sub>=10Vp, a load 3. resistance  $R_L$ = 10  $\Omega$  and a modulation co efficient m = 1. Determine
  - a) Power of carrier, upper and lower side band
  - b) Total power of modulate wave
  - c) Total sideband power
  - d) Draw the power spectrum.

[2+2+3+3]

4. With a neat diagram explain how a SSB wave is generated using Phase Discriminator method with only USB and rejecting the LSB.


- 5. Derive an expression for SSB Modulated wave for which upper sideband is retained.
- Explain the principle of Angle Modulation. Derive and explain phase deviation, 6. Modulation index, frequency deviation and percent modulation. OR
- 7. Derive the expression for the frequency modulated signal. Explain what is meant by narrowband FM and wideband FM using the expression. [10]

8. Draw and explain the pre-emphasis and de-emphasis circuits with a neat diagram. What is their function? [10]

OR

- 9. Derive the effective noise temperature of a cascade amplifier. Explain how the various noises are generated in the method of representing them. [10]
- 10.a) Draw and explain block diagram of double conversion FM receiver.
  - b) What do you mean by pulse modulation and define types of pulse modulation? [6+4]
- 11. What is AGC? Draw and explain a simple AGC circuit and what are the different types of AGC explain them. [10]

---00O00---



# B.Tech III Year I Semester Examinations, 2015 ANALOG COMMUNICATIONS

#### (Electronics and Communication Engineering)

#### **Model Question Paper-1**

Time: 3 hours Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is Compulsory which carries 25 marks . Answer all questions in Part A. Part B consists of 5 Units.

Answer any one full question from each unit. Each question carries 10 marks and may have a,b,c, as sub Questions

#### **PART-A**

#### 1. Answer all the following questions:

- a) Define Modulation. List out different types of modulations.
- b) State how a DSB-SC signal may be generated.
- c) In the filter method of generation of SSB-SC signal, why is it necessary that the message signal should have a hole near the origin in its spectrum?
- d) Write down an expression for the time-domain representation of a VSB signal.
- e) Define the term modulation index for FM in the case of single-tone modulation.
- f) Compare AM with FM. Which is more immune to noise and why?
- g) What is white noise? Sketch the PSD and ACF of white noise.
- h) Define noise figure and noise temperature.
- i) What do you mean by synchronization in PAM systems?
- j) What is meant by tracking error?

#### **PART-B**

#### Answer all the following questions

10x5=50

2. Show, giving a mathematical proof, how a square-law device can be used to generate an AM signal. Give complete diagram of the signal input and output arrangements. Draw the output spectrum.

- 3. Explain Frequency Division Multiplexing with a neat diagram.
- 4. i) Find the percentage of power saved in SSB when compared with AM system.

- ii) Why VSB system is widely used for TV broadcasting Explain?
- iii) Why SSB transmission is preferred to DSB-SC?

#### OR

- 5. Explain the method of Demodulation of an AM-SSB-SC signal.
- 6. Explain how a PLL can be used as an FM demodulator.

#### OR

- 7. Derive the expression for the FM signal under Tone Modulation and derive the expression its bandwidth.
- 8. Derive the canonical representation of the narrow band noise. Prove that both the in phase noise  $n_c(t)$  and quadrature noise  $n_s(t)$  have the same power spectral density.

#### OR

- 9. Derive the Noise figure & Equivalent noise temperature of a cascaded network.
- 10. Derive expressions of Signal to Noise Ratio for an DSB system using coherent demodulation.

- 11. (a) Draw the block diagram of a Super Heterodyne receiver, and explain the operation of each stage of the receiver.
  - (b) A super Hetero dyne receiver is tuned to receive a 1000KHz carrier amplitude modulated by 1KHz sine wave. Assuming the IF of the receiver to be 455KHz, and the frequency components at the input and output of the IF amplifier. Assume the IF bandwidth to be 10 KHz.

## B.Tech III Year I Semester Examinations, 2015

#### **ANALOG COMMUNICATIONS**

#### (Electronics and Communication Engineering)

#### **Model Question Paper-2**

Time: 3 hours Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is Compulsory which carries 25 marks . Answer all questions in Part A. Part B consists of 5 Units.

Answer any one full question from each unit. Each question carries 10 marks and may have a,b,c, as sub Questions

#### **PART-A**

#### 1. Answer all the following questions:

- a) What is modulation index? What happens if it is greater than unity?
- b) What is diagonal clipping? How can it be avoided?
- c) Discuss the advantages and disadvantages of SSB-SC transmission.
- d) Sketch the spectrum of the VSB signal that is given as input to the video detector of a TV receiver.
- e) Define frequency modulation and phase modulation.
- f) Write a short note on transmission bandwidth of FM wave.
- g) What is the origin of thermal noise?
- h) Define (SNR)<sub>O</sub>, (SNR)<sub>C</sub>, and figure of merit.
- i) List the drawbacks of PAM.
- j) Distinguish between simple AGC & delayed AGC.

#### **PART-B**

#### Answer all the following questions

10x5=50

2. Explain the generation of Am wave using Switching Modulator.

#### OR

- 3. What are the different types of DSB-SC modulators? Explain them.
- 4. Explain the detection of VSB signal using envelope detector.

- 5. Derive the time domain expression for an SSB wave.
- 6. (a) Explain how PM signal can be generated from FM signal. Justify with the necessary mathematics and give the block diagram representation of the corresponding implementation.

(b) For the FM signal  $X(t) = 20.\text{Cos}[2\pi x 10^6 t + 2.\text{Sin}(2\pi x 10^4 t)]$ , plot the magnitude spectrum, as per Carson's rule. It is given that  $J_0(2) = 0.224$ ;  $J_1(2) = 0.577$ ;  $J_2(2) = 0.353$ ;  $J_3(2) = 0.129$ .

#### OR

- 7. Explain how a Varactor Diode is used to generate FM signal. Explain with the necessary mathematical equations.
- 8. Prove that the cross-spectral densities of the quadrature components of narrow band noise are purely imaginary, as shown by

#### OR

- 9. Derive the expression for Noise bandwidth.
- 10. a) Explain the generation of PAM.
  - b) Explain the characteristics of Super heterodyne receivers

OR

11. Explain FM receiver of the superheterodyne type.

## B.Tech III Year I Semester Examinations, 2015

#### **ANALOG COMMUNICATIONS**

## (Electronics and Communication Engineering)

# Model Question Paper-3 Max. Marks: 75

Note: This question paper contains two parts A and B.

Time: 3 hours

Part A is Compulsory which carries 25 marks .Answer all questions in Part A. Part B consists of 5 Units.

Answer any one full question from each unit. Each question carries 10 marks and may have a,b,c, as sub Questions

#### **PART-A**

#### 1. Answer all the following questions:

- a) A carrier signal is sinusoidal modulated to a depth of  $\mu$ =0.8. What is the percentage of the total power of the modulated signal is in the two sidebands?
- b) Sketch the spectrum of an AM signal assuming sinusoidal modulation with a modulation index of less than unity.
- c) Draw the spectrum of an LSSB-SC signal. Write down an expression for this spectrum in terms of that of the message signals.
- d) Explain briefly the basic principle of FDM.
- e) Write about the relationship between FM and PM.
- f) How is a PLL useful in detecting FM signals?
- g) Draw the block diagram of the model used for the channel and the receiver to study the noise performance of AM system.
- h) Define shot noise.
- i) What is multiplexing? Differentiate TDM & FDM.
- j) A TRF receiver is turned to 1000 KHz AM radio broadcast signal by a variable tuned circuit with 1 KHz bandwidth. Find the bandwidth when receiver is returned to 1550 KHz and 550 KHz. Determined the recovered baseband.

#### **PART-B**

#### Answer all the following questions

10x5=50

2. (a) Explain about the quadrature null effect of coherent detector.

(b) In DSB-SC, suppression of carrier so as to save transmitter power results in receiver complexity - Justify this statement.

#### OR

- 3. Explain the operation of an Envelope Detector. Explain about Diagonal Clipping in a diode detector. How to avoid it?
- 4. (a) State and prove the properties of Hilbert Transform of a Signal x(t).
  - (b) Find the Hilbert Transform of
- i.  $x(t)=\sin t/t \cdot \cos 200\pi t$
- ii.  $x(t)=\sin t/t$ .  $\sin 200\pi t$


#### OR

- 5. Derive the time domain expression of VSB wave.
- 6. For an FM Reactance Modulator, derive the expression for the:
  - a) Inductive reactance offered
  - b) Capacitive reactance offered.

#### OR

- 7. a) A base band signal m(t) as shown below figure 1 modulates a sinusoidal carrier of frequency 100MHz, in its
  - i. phase
  - ii. Frequency.

The separation between the adjacent peaks of m(t) is 20mSec. The respective Phase sensitivity and Frequency sensitivity factors are  $10\pi$  and  $2\pi x 10^5$ . Find the Maximum and Minimum frequency in the corresponding FM and PM signals.



b) Justify that one form of Angle Modulation can be obtained from the other, with the necessary explanation.

8. Derive the Signal to noise ratios for coherent reception with SSB modulation.

#### OR

- 9. What is noise triangle with respect to angle modulation?
- 10. (a) What is an Amplitude Limiter? Explain its operation with a neat circuit diagram.
  - (b) What is automatic gain control? What are its functions?

- 11. (a) With the aid of the block diagram explain TRF receiver. List out the advantages and disadvantages of TRF receiver.
  - (b) Define and distinguish between PTM and PAM schemes. Sketch and explain their waveform for a single tone sinusoidal input signal.

# B.Tech III Year I Semester Examinations, 2015 ANALOG COMMUNICATIONS

### (Electronics and Communication Engineering)

#### **Model Question Paper-4**

Time: 3 hours Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is Compulsory which carries 25 marks .Answer all questions in Part A. Part B consists of 5 Units.

Answer any one full question from each unit. Each question carries 10 marks and may have a,b,c, as sub Questions

#### **PART-A**

#### 1. Answer all the following questions:

- a) State the advantages and disadvantages of AM. Where it is used?
- b) Explain briefly the quadrature null effect in DSB-SC Demodulation.
- c) A DSB-SC modulated signal and carrier signal are given as  $s(t) = (\cos 2\Pi * 500t + 2\cos 2\Pi * 1000t), \quad c(t) = 50\cos 2\Pi * 10^5t \text{ respectively. Find the expressions for USB and LSB components of the modulated signal and sketch their spectra.}$
- d) State the applications of VSB transmission.
- e) Draw the block diagram for indirect method of generating an WBFM signal.
- f) An FM system has a frequency deviation of 30KHz. The modulating frequency is 3 KHz. Calculate the bandwidth and modulation index.
- g) Define narrowband noise and give the expression for narrowband noise in terms of inphase and quadrature component.
- h) Define and explain the term noise equivalent bandwidth of a filter.
- i) Two signals  $x(t) = \cos 2\pi t$  and  $y(t) = \cos \pi t + 2\cos 2\pi t$  are to be sampled and to be transmitted using TDM. Find the minimum bandwidth required to transmit the multiplexed signal.
- i) List the factors on which selectivity depends.

#### **PART-B**

#### Answer all the following questions

10x5=50

2. Justify that a Costa's loop can be used for carrier Acquisition and for demodulation of AM-DSB-SC signal also.

3. A Tone modulated AM signal with a modulation index of "m" and base band signal frequency of  $\omega_m$  is detected using Envelope Detector, whose time constant is RC. For

effective demodulation, show that  $rac{1}{RC} \geq rac{m\omega_m}{\sqrt{1-m^2}}$ .

4. Explain the generation of vestigial side band modulated signal.

OR

- 5. Discuss the phase shift method of generating AM-SSB-SC signal, consisting of the lower side band, with a neat block diagram.
- 6. Derive the expression for narrow band FM. Explain its generation using a neat block diagram and give its phasor representation.

OR

- 7. Explain the detection of FM using Zero crossing detector.
- 8. (a) A DSB-SC signal with additive white noise is demodulated by a synchronous detector using a local carrier of 2Cos ( $\omega_c t + \Phi$ ). Show that the figure of merit of the receiver is  $Cos^2 \Phi$ .
  - (b) Derive the expression for the transfer function of a Pre-emphasis and De- emphasis circuit.

OR

- 9. (a). Discuss the method of generation of a PWM signal.
  - (b) How a PPM signal can be generated from a PWM signal.
- 10. (a) Explain about the Image frequency and Image frequency rejection of a radio receiver.
  - (b) Explain about Double Spotting.

OR

11. Explain Time division multiplexing with a neat block diagram.

## B.Tech III Year I Semester Examinations, 2015

#### **ANALOG COMMUNICATIONS**

#### (Electronics and Communication Engineering)

#### **Model Question Paper-5**

Time: 3 hours Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is Compulsory which carries 25 marks . Answer all questions in Part A. Part B consists of 5 Units.

Answer any one full question from each unit. Each question carries 10 marks and may have a,b,c, as sub Questions

#### **PART-A**

#### 1. Answer all the following questions:

- a) Write the expression for AM modulation and draw the spectrum.
- b) Compare DBS-SC modulation with SSB-SC modulation.
- c) Write short notes on need for modulation.
- d) Define multiplexing and its types.
- e) Compare NBFM and WBFM.
- f) Define Angle modulation and state its advantage over Amplitude modulation.
- g) Name the important components of external noise and internal noise.
- h) Explain the need for pre-emphasis and de-emphasis in case of FM systems.
- i) Compare various pulse analog modulation methods.
- j) What exactly, does a noise limiter do in AM receiver and how?

#### **PART-B**

#### Answer all the following questions

10x5=50

2. What is the necessity of synchronous Carrier in the coherent detection of a Suppressed carrier signal? Explain in detail, with the necessary mathematical treatment.

#### OR

- 3. Explain how an AM signal can be generated using Non-Linear Modulation, and derive the necessary equations.
- 4. Explain the generation of SSB modulated wave using Frequency discrimination method.

#### OR

5. Explain the frequency description of VSB wave.

6. Derive the expression for Wide band FM.

#### OR


- 7. Explain the operation of the balanced slope detector using a circuit diagram and draw its response characteristics. Discuss in particular the method of combining the outputs of the individual diodes. In what way is this circuit an improvement on the slope detector and in turn what are the advantages?
- 8. (a) Derive the expression for the Figure of Merit for an envelope detector used to detect an AM-DSB-Full Carrier signal, under low noise case.
  - (b) An AM receiver operates with a tone modulation and the modulation index is 0.3. The message signal is  $20.\cos 1000\pi t$ .
    - i. Compute the figure of Merit.
    - ii. Determine the improvement in O/P signal to Noise Ratio if the modulation index is increased to 70%.

#### OR

- 9. Derive the expression for the Figure of merit for an FM receiver.
- 10. (a) What is the fundamental difference between pulse modulation, on the one hand, and frequency and amplitude modulation on the other?
  - (b) What is pulse width modulation? What other names does it have? How is it demodulated?

#### OR

11. Describe the generation and demodulation of PPM with the help of block diagram and hence discuss its spectral characteristics.



**R13** 

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, March - 2017 COMPUTER ORGANIZATION AND OPERATING SYSTEMS (Common to ECE, ETM) Time: 3 hours Max. Marks: 75 Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) Perform  $(-15)_{10} + (+3)_{10}$  using 2's compliment. 1.a) [2] Discuss the metrics used in the performance of a computer. b) [3] c). ....Write down the differences between a microprocessor and micro controller. ...[2] d) .... Give a brief note on PROM .... : .:[3] Mention the basic differences between an Isolated I/O and Memory-Mapped I/O. [2] Explain the significance of PCI Bus. f) g) How to map a logical address into a physical address? [2] h) Differentiate between Distributed System and a Real-Time System. [3] i): ... Discuss about back-up and recovery of a file system. j) Define mounting. What is the need for mounting in a file system? PART - B (50 Marks) 2.a) :::How index addressing mode is different from relative addressing mode? Explain:::: b) ... Obtain the 9's and 10's complement of the following six digit decimal numbers: 123901, 090567. [4+6]OR Draw the block diagram of a 4-bit parallel adder and subtractor and explain its 3. significance and functionality. With the help of a neat block diagram, explain the decision-making capabilities in the control unit. [10]OR 5. Explain the cache memory mapping techniques with relevant diagrams. [10]6.a) What is a priority interrupt? Explain daisy chaining priority methods with a neat diagram. b) Write a detailed description of Priority Encoder. [5+5]What are the features of USB? Explain USB protocol along with its merits and demerits.

Code No: 115EN

3	illustra	are the necessary ative example.		OR		rithm with an [10]	NS
3	10: Expla	in the following to level directory so. G structure.	erms with neat d	iagrams and exam	mples:	[5+5] [5+5]	N3
3		in how the remote in why logging in crash				m after a file-	NS.
3	M3	N3	00	O00	NS.	N3	NS
3	N3	N3	NS.	N3	NS	NS	NS
3	NS-	H3	H3	NS.	H3.	MAN NO.	ΝΞ
3	MS NO	NS	H3	HS M	HS	HS HS	NE
3	NAME OF	MS T	mulhigh s				MΞ
3	MS-	MS NS	HS	NS.	NS	M3	NS.

With a neat block diagram, explain in detail about micro programmed control unit and

A block set associative cache consists of a total of 64 blocks divided into 4 blocks sets.

[4+6]

OR

The main memory contains 4096 blocks, each consisting of 128 words.

ii) How many bits are there in each of the TAG, SET, and WORD fields?

···i) How many bits are there in main memory address?

explain its operations.

Give a brief note on RAID.

5.a)

	b) When			es the processor	roller	device issued [5+5]	MS
ä	8.a) How usage	mmed control w i ii i: network compute scenarios in whi	ntage of using intitation in the interruption	ot? Explain interr i ii traditional perso cous to use netwo	data transfer over rupt-initiated I/O initiated I/O anal computers? ork computers. e process? Justif	in detail:::[10] iiii:::: Describe some  y your answer.	NS
	9.a) Describ) What kernel	is the purpose o	eral methods for f the command	OR	ers to the operation is it usually sep	[5+5] ng system: parate from the [5+5]	N3
3	in deta	ail.	(	OR	while others leave Which system is	[10]	Na
3	disk c	ache?	ee space manage		NS	[5+5]	N3
				0000			
	MS	MB	H3	ME	N3	H3	NO
	N3	NS	H3	MS	MB	M3	N3
S	NS.	NS	NS	N3	NS	NS.	N3
3	NS	NS	NS	NS	MS	NS	NS

Code No: 115EN

### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

B. Tech III Year I Semester Examinations, November - 2015 COMPUTER ORGANIZATION AND OPERATING SYSTEMS

(Electronics and Communication Engineering)

Time: 3 hours

Max/Marks: 75

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

#### PART - A (25 Marks)

1.a) b) c) d) e) f) g) h) i)	Convert the 1998 (decimal number) to binary.  Describe about <i>High-Impedance</i> State.  Define Control Memory.  Write about Control Function.  Describe about <i>Handshaking</i> .  What is the use of a status command in I/O organization?  Define essential properties of distributed operating systems.  List any four Operating system services.  Name any four file types.	[2] [3] [2] [3] [2] [3] [2] [3]
j)	List various file allocation methods.	[3]
	PART - B (50 Marks)	
2.a) b)	Describe about shift micro operations.  Obtain the 2's complement of following eight bits numbers i) 1010110	. [4,6]
	ii) 10000001. OR	[4+6]
3.a) b)	Describe about stack organization.  Convert the hexadecimal number F3A7C2 to binary and octal.	[4+6]
4.	Explain in detail about 4-bit Arithmetic circuit.	[10]
5.	OR Describe about Arithmetic Logic Shift Unit.	[10]
6.a) b)	What is the difference between subroutine and an interrupt-service routine? Explain about daisy chaining priority.  OR	[4+6]
7.	Explain in detail about Input-Output Interface.	[10]
8.a) b)	Explain the difference between internal and external fragmentation.  Discuss Characteristics of deadlock.	[6+4]
9.	OR  How to avoid deadlock? Illustrate with an example.	[10]

10.a) Explain the purpose of the open () and close () operations.

b) Suppose that a disk drive has 5,000 cylinders, numbered 0 to 4999. The drive is currently serving a request at cylinder 143, and the previous request was at cylinder 125. The queue of pending requests, in FIFO order, is: 86, 1470, 913, 1774, 948, 1509, 1022, 1750, 130 starting from the current head position, what is the total distance (in cylinders) that the disk arm moves to satisfy all the pending requests for SSTF disk scheduling algorithm? [5+5]

OF

11. Explain in detail about RAID structure.

[10]

---00O00---

Model Question paper 1 (R13)

III B.Tech I Semester Regular Examinations, November -2015

#### **Computer Organization and Operating Systems**

Time: 3 Hours Max Marks: 75

#### PART -A

25 Marks

#### **Answer all the Questions**

- 1. a) Discuss about bus structure.
  - b) Design binary incrementer.
  - c) Write about RAID?
  - d) Explain about Synchronous DRAM?
  - e) Explain about USB.
  - f) What is IEEE 1394? Its usage.
  - g) What is the purpose of translation look aside buffer (TLB)?
  - h) What is swapping in memory management?
  - i) What are file attributes? List them.
  - j) What are tree structured directories?

#### PART-B

5x10=50 Marks

#### Each question carries 10 marks.

2. Draw and explain about arithmetic micro instructions.

OR

- 3. Give a good account of Fixed point and Floating point representation of data in a computer with examples.
- 4. Explain about Designing of Control Unit.

OR

- 5. Explain in detail the organization of functioning secondary storage media.
- 6. Give a detailed account of priority interrupt.

OR

- 7. Explain about serial communication.
- 8. Explain paging scheme for memory management, discuss the paging hardware and Paging model. OR
- 9. Explain the modified banker's algorithm for deadlock detection with an example.
- 10. What are the various ways of accessing a file?

OR

11. Write short notes on file system structure.

Model Question paper 2 (R13)

III B.Tech I Semester Regular Examinations, November -2015

#### **Computer Organization and Operating Systems**

Time: 3 Hours Max Marks: 75

#### PART -A

25 Marks

#### **Answer all the Questions**

- 1. a) Define the following:
  - i) Assembler ii) interpreter
  - b) Explain about instruction codes.
  - c) What is control memory?
  - d) What is mean by address mapping?
  - e) What are the different registers present in DMA controller?
  - f) Explain about USB.
  - g) Explain about resource allocation graph (RAG)?
  - h) What is a system program? What is its purpose?
  - i) Explain indexed sequential access.
  - j) Explain two types of directory implementations?

#### PART-B

5X10=50 Marks

#### **Each question carries 10 Marks**

2. With a neat diagram explain the basic functional units of a computer

Or

- 3. Explain about different addressing modes.
- 4. Differentiate between static RAM and Dynamic RAM.

Or

- 5. With reference to micro program control explain address sequencing in detail.
- 6. Explain the IOP mode of data transfer.

Or

- 7. Explain about different data transfer modes
- 8. Explain banker's algorithm for deadlock avoidance with an example.

 $O_1$ 

- 9. Explain about contiguous memory allocation along with first fit, best fit, worst fit, and next fit algorithms.
- 10. Explain in detail about file protection mechanism.

Or

11. Write short notes on directory structure.

Model Question paper 3 (R13)

III B.Tech I Semester Regular Examinations, November -2015

#### **Computer Organization and Operating Systems**

Time: 3 Hours Max Marks: 75

#### PART -A

25 Marks

#### **Answer all the Questions**

- 1. a) What are the different registers in a computer?
  - b) What is meant by pipelining?
  - c) What is memory access time? How it will be calculated
  - d) What is "Locality of Reference"?
  - e) What are the different types of peripherals can be placed in PCI slots
  - f) Differentiate USB from RS 232
  - g) Explain about protection?
  - h) What is trashing.
  - i) What are file attributes? List them
  - j) What is a file? Explain about FCB.

#### **PART-B**

5x10=50 Marks

#### **Each question carries 10 Marks**

2. Differentiate between RISC and CISC with features

OR

- 3. Explain the block diagram of a computer and also explain its basic operational concepts in detail
- 4. What is the purpose of cache memory? What are the different types of mapping techniques?

OR

- 5. What are the different branching techniques used in micro programmed control unit?
- 6. Explain the IOP mode of data transfer

OR

- 7. Explain Asynchronous data transfer
- 8. State and explain the various types of system calls in detail

OR

- 9. Explain about the following page replacement algorithms a) FIFO b) OPR, c) LRU
- 10. Discus about directory structure.

OR

11. Give an overview of file system implementation.

Model Question paper 4 (R13)

III B.Tech I Semester Regular Examinations, November -2015

#### **Computer Organization and Operating Systems**

Time: 3 Hours Max Marks: 75

#### PART -A

25 Marks

#### **Answer all the Questions**

- 1. a) What is a subroutine?
  - b) Differentiate direct and indirect addressing modes
  - c) What is cache coherence problem?
  - d) Explain the format of micro instruction.
  - e) What is strobe signal?
  - f) What is meant by asynchronous data transfer?
  - g) What is mean by deadlock situation?
  - h) What is SYSGEN?
  - i) What is a file? Explain file deletion.
  - j) Define file creation, writing and reading.

#### **PART-B**

5X10=50 Marks

#### Each question carries 10 Marks

2. Explain different types of bus transfers.

OR

- 3. What is an instruction? Explain Instruction cycle.
- 4. Differentiate hardwired control and micro programmed control?

OR

- 5. What is virtual memory? Explain in detail
- 6. Explain briefly about DMA

OF

- 7. Discuss about peripheral component interconnect bus.
- 8. A) Explain about necessary conditions of deadlock.
  - B) Explain about how to recover from deadlock?

OR

- 9. Explain difference between paging and segmentation?
- 10. Write about free space management with examples

OR

11. Briefly explain file sharing.

Model Question paper 5 (R13)

III B.Tech I Semester Regular Examinations, November -2015

### **Computer Organization and Operating Systems**

Time: 3 Hours Max Marks: 75

#### PART-A

25 Marks

Answer all the Questions

- 1. a) Give examples for one address, two addresses, and zero address instructions.
  - b) What is an interrupt?
  - c) What is MMU? Its functionality.
  - d) What are flash memory and flash cards?
  - e) What is the different error checking code?
  - f) What is meant by handshaking communication?
  - g) Explain about security?
  - h) What elements are typically found in a page table entry? Briefly define each element
  - i) "A file is associated with certain information when it is opened". Support your answer.
  - j) Write short notes on partitions and mounting.

#### PART-B

5X10=50 Marks

#### **Each question carries 10 Marks**

2. Write about Stack Organization in detail. Explain expression solving using stack

OR

- 3. What are the different types of instructions?
- 4. What are the various types of ROM explain in detail

OR

- 5. Draw and explain micro programmed control?
- 6. Explain about different data transfer modes

OR

- 7. Briefly explain about I/O interface.
- 8. What is segmentation? Explain with segmentation hardware.

OR

- 9. What is an operating system? Justify the following statements:
- i. OS can be viewed as a resource allocator
- ii. OS as a control program.
- 10. Describe the linear list and hash table directory implementation methods.

OR

11. Explain various file allocation methods.



#### **R13** Code No: 114AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, May - 2017 DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) Max. Marks: 75 Time: 3 Hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART- A (25 Marks) Write a short note on keywords. [2] 1.a) [3] Write about white space character with an example. b) [2] Illustrate an example to design tri type net. c) [3] d) Explain the gate Delay. [2] What are local variables? e) [3] Write about 'Repeat' Construct. f) [2] Define Computer Directives. g) [3] Define time delay with example. h) Write about switch primitives. [2] i) Draw the basic RAM Cell Diagram. [3] i) PART-B (50 Marks 2.a) Explain in detail the Levels of Design Description. [5+5] Explain the concept of numbers in Language constructs. b) Explain the Strings with suitable examples. 3.a) Explain the Simulation and Synthesis in Verilog HDL. [5+5] b) Describe the model structures with an example 4.a) Design a 3 to 8 decoder. b) 5.a) Discuss the tri state gates with an example. [5+5]Write about array of instances of primitives. b) Explain with an example how 'while' construct is used. 6.a) Write briefly about functional bifurcation. b) 7.a) Design an 8-bit adder module using for loop. [5+5]b) Explain disable construct with an example.

7							
3	N3	N3	N3	N3	<b>\</b> 3	13	
	b) Explain Fig. 9.a) Explain the by Explain the by Write about	Basic Transistor Sile Based Tasks and Estrength Content of the Hierarchical And the Sequential Mout Assertion Versite Static Machine	ond Functions.  OR ention with Trires ccess.  del-Feedback Mo ification.  OR	g Nêts.	N3 [5	+5] +5] 3 +5]	Section 1997
3	b) Explain th	ne Sequential Cir	cuit Testing.	3	N3 <sup>[5</sup>	+5] 3	Kunnan
3	3		3	A Commence of the Commence of	N3	N3	
		3			THE RESERVE OF THE PARTY OF THE	Name of the state	
3	3		3		13	3	
<u>~</u> 3	13	N3.		N3			· ·
3	N3	3	3	N3	<u> </u>	<u>N</u> 3	Kananana

!·! ·:::

.....

.....

\*\*\*

### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, October/November - 2016 DIGITAL DESIGN USING VERILOG HDL

(Electronics and Communication Engineering)

	(Electronics and Communication Engineering)	
	n Hall Hall Hall Hall Hall	. Marks: 75
Note:	This question paper contains two parts A and B.	
	Part A is compulsory which carries 25 marks. Answer all questions in	Part A.
	Part B consists of 5 Units. Answer any one full question from	n each unit.
	Each question carries 10 marks and may have a, b, c as sub questions.	
-1 1		-12
* * * * * * * * * * * * * * * * * * *	PART - A	(25 Marks)
1.a)	Define Keywords and Identifiers.	[2]
b)	Define parameters and memory operators.	[3]
c)	Define strengths and content resolution.	[2]
i. i d)	What is continuous assignment structure?	
e)	Explain assignments with delays.	[3]
f)	Draw a simulation flow chart.	[3]
g)	Explain the operation of PMOS switch.	[2]
h)	Explain basic transistor switches.	[3]
i)	Explain capacitive model.	[2]
1)	What is sequential circuit testing?	[3]
1. 14	what is sequential circuit testing?	: rå j
	PART – B	(50 Marks)
2.	Explain with examples about:	
2.	a) Display tasks b) Strobe tasks c) Monitor tasks.	[3+3+4]
1. 1.***	OR OR	
3.a)	Using example, explain about concurrent and procedural statement w	ith syntaxes
b)	Explain the components of a Verilog module with block diagram.	[5+5]
U)	Explain the components of a verificg module with block diagram.	[3+3]
4.a)	Write a Verilog code for tri-state devices.	
; ; b.)	Explain clocked RS filp-flop. Verilog module and test bench	[5+5]
	OR OR	. [ ]
5.a)	Design a Verilog module of a 4-bit bus switcher at the data flow level	1 ''
		[5+5]
b)	Explain about operator priority with examples.	[3+3]
6 0)	Evaloin blooking and non blooking statement with avamples	
6.a)	Explain blocking and non-blocking statement with examples.	[5,5]
b)	Write Verilog code using ease statement for any one example:	[5+5]
	THE NO OR HE HE	
7.a)	Explain event construct in a module.	
b)	Explain stratified event queue.	[5+5]

	8.a) b)	Design Verilog mode Explain about modul	e paths.	ilp-flop.	H3	[5+5]	NS
3	9.a) 	Explain overriding p Design Verilog mode What are the various How the memory initexample.	arameters.  ule using path d  sequential mer  tialization carri	helay. mory storage modeled out in Verilog	dels? Explain in og? Explain with t	[5+5] detail. he help of an [5+5]	NS
**** *** ***	11:a) b)	With the help of an e	example-explain	OR about the resett or to control the	ing sequence of c	controller:: [5+5]	
			00	OO00			
3	NS	N3	N3	N3	NS	H3	Mā
	NS	NS	NS	N3	NS	HB	NB
****	MO	H3	H3	NS	NS	M3	NS
	NS		Н3				NS
ij.		NS	HS			MS	HS
	NI	NS.	NE.	NB	ИB	NS	k(S

[5+5]

Code No: 114AF

6.a)

b)

for the same.

### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD **B.Tech II Year II Semester Examinations, May-2015** DIGITAL DESIGN USING VERILOG HDL

(Electronics and Communication Engineering)

Time: 3 Hours Max. Marks: 75

**Note:** This question paper contains two parts A and B.


Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

#### PART- A

(25 Marks) 1.a) Write difference between tasks and functions. [2M] **b**) Illustrate with an example Array of Instances of Primitives. [3M] What are Tristate gates? c) [2M] Mention data types used in Verilog HDL. d) [3M] Write any two sequential models can be-used. e) [2M] Write about bidirectional gates. **f**) [3M]What are parallel blocks? g) [2M] What are time delays with switch primitiyes? h) [3M] Draw the diagram of NAND gate using CMOS switches. **i**) [2M] Write Verilog code using Case statement. j) [3M] PART-B (50 Marks) Explain the following "lexical conventions" with examples. 2. b) strengths a) White space c) Operators [3+3+4]OR 3.a) Write a short notes on concurrency and functional verification. Explain port Declaration with an example using Verilog code. b) [5+5]4.a) Classify and explain strengths and contention resolution. Write Verilog code for 1 to 4 demultiplexer module by using 2 to 4 decoder? b) [5+5]Write Verilog module for a positive edge triggered flip flop with test bench. 5.a) Explain how the ALWAYS statements are used in Verilog. b) [5+5]Design Verilog module Event construct for a serial data receive and test bench

Design a counter module and test bench to illustrate the use of WAIT.

7.a)	Describe procedural continuous assignment statements assign, de assign	n, for
,	and release.	[5+5]
b)	Explain the compiles directives in detail.	[313]
8.a)	Design CMOS switch of parallel combination.	[5 : 5]
b)	Explain and specify blocks of Path Delay Modeling.	[5+5]
U)	OR	
9.a)	Write the code for CMOS switch of parallel combination.	
b)	Briefly explain combinational and sequential UDPs in Verilog.	[5+5]
10.a)	Write the verilog code for basic functional unit of a dynamic shift register.	
b)	Write a short note on Design verification.	[5+5]
٠,	OR	
11.a)	Briefly explain any one method used for sequential circuit testing.	
b)	and the state of t	[5+5]



#### DEPARTMEMNT OF ELECTRONICS AND COMMUNICATION ENGINNERING

## B. Tech II year – II Semester Examinations, Model Paper-1 DIGITAL DESIGN USING VERILOG HDL

Time: 3 Hours Max. Marks:75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consist of 5 units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions

Part –A (25 Marks)

a) Define gate level modelling.	[2M]
b) What are tristate gates?	[3M]
c) Define: -	[2M]
(i) Unary operators (ii) Ternary operators	
d) Give the syntax of repeat construct.	[3M]
e) Write the Verilog module for repeat construct.	[2M]
f) Define keyword in Verilog HDL.	[3M]
g) Define net delay.	[2M]
h) Write the syntax of even construct.	[3M]
i) Define path delay.	[2M]
j) What is functional register?	[3M]
	<ul> <li>b) What are tristate gates?</li> <li>c) Define: - <ul> <li>(i) Unary operators (ii) Ternary operators</li> <li>d) Give the syntax of repeat construct.</li> <li>e) Write the Verilog module for repeat construct.</li> <li>f) Define keyword in Verilog HDL.</li> <li>g) Define net delay.</li> <li>h) Write the syntax of even construct.</li> <li>i) Define path delay.</li> </ul> </li> </ul>

Part- B (50Marks)

2. Explain different levels of design description in Verilog.

OR

- 3. Define the terms relevant to Verilog HDL
  - (i) Simulation
  - (ii) PLI
  - (iii) System tasks
- **4.** Write short notes on the following with examples.
  - (i) Logical operators
  - (ii) Conditional operator
  - (iii) Arithmetic operators

OR

- **5.** Write the Verilog code for 4 X1 Multiplexer using the tristate buffer in the gate level modelling.
- **6.** Design Verilog module for an edge triggered D Flip flop in the data flow model.

- **7.** Explain blocking and Non-blocking statements with examples.
- **8.** Write short notes on time delays with switch primitives relevant to switch level modelling.

OR

- **9.** Design half adder using CMOS switches.
- **10.** Draw the block diagram of master slave flip flop constructed using latches and Verilog code is to be written.

OR

11. Write the Verilog code for 4 bit ALU also obtain its test bench and simulation results.

#### DEPARTMEMNT OF ELECTRONICS AND COMMUNICATION ENGINNERING

## B. Tech II year – II Semester Examinations, Model Paper -2 DIGITAL DESIGN USING VERILOG HDL

Time: 3 Hours Max. Marks: 75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consist of 5 units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions

	Part –A	(25 Marks)
1.	a) Explain the different levels of design description in Verilog.	[2M]
	b) What are the different levels of PLI?	[3M]
	c) What are delays?	[2M]
	d) Define i) Unary operators ii) Binary operators.	[3M]
	e) Give the syntax of always construct.	[2M]
	f) Give the syntax of case statement.	[3M]
	g) Explain type declaration for parameters.	[2M]
	h) Explain automatic function.	[3M]
	I) Write the function for fork join construct	[2M]
	j) Define setup time	[3M]
	Part- B	(50Marks)

- 2. a) Define and explain the following terms pertaining to Verilog HDL.
  - (i) Scalars and vectors
  - (ii) PLI
  - b) Define and explain the following terms relevant to Verilog HDL language elements.
  - (i) White space characters
  - (ii) Comments
  - (iii) Exercises

#### OR

- **3.** a) What is Verilog HDL? Describe in brief, the basic modelling styles supported by Verilog HDL.
  - b) What are the data types available in Verilog HDL? Discuss them with necessary syntax and an example.
- **4.** a) Describe the following relevant to gate level modelling with necessary syntax and example.
  - (i) Gate delays (ii) Array of instances

b) Give a gate level description of a 2-4 decoder circuit with relevant logic diagram and Verilog HDL source code.

#### OR

- 5. a) Describe the following relevant to gate level modelling with necessary syntax and example.
  - (i) Module structure (ii) Strengths and contention resolution
  - b) Present the gate level description of a master salve Flip flop circuit with relevant logic diagram and Verilog HDL source code.
- **6.** a) Describe the following relevant to behavioural modelling with necessary syntax and example (i) Timing controls (ii) Case statement
  - b) Give the behavioural description of a JK Flip flop circuit using an always statement with necessary logic diagram and Verilog HDL source code.

#### OR

- **7.** a) Discuss the following related to behavioural level modelling with necessary syntax and example.
  - (i) Block statement (ii) Case statement
  - b) What is the difference between a sequential block and a parallel block? Explain using an example. Can a sequential block appear with in a parallel block?
- **8.** a) Describe the continuous assignment feature of Verilog HDL with suitable example.
  - b) What are the switch level primitives and give their instantiations. Draw the basic switch circuit and its Verilog HDL code.

#### OR

- **9.** a) Define user defined primitives with their syntax. Give an example of 4 to 1 multiplexer built using UDPs.
  - b) Explain about CMOS switch and Bi-directional gates related to switch level modelling in Verilog HDL.
- 10. a) Explain the concept of state machine chart realization through MUX and PLD devices.
  - b) Draw an ASM chart to describe a state machine that detects a sequence of three logic is occurring at the input and that asserts a logic 1 at the output during the last state of the sequence. Write a two process Verilog HDL description to the state machine.

#### OR

- **11.** a) Draw the state diagram and state machine chart for a two bit UP/DOWN counter having a control input 'C' in such a way that if C=1 up-counting and C=0 down-counting. The counter should generate an output Z=1 whenever count becomes minimum or maximum.
  - b) Write notes on modelling a Moore FSM.

#### **DEPARTMEMNT OF ELECTRONICS AND COMMUNICATION ENGINNERING**

## B. Tech II year – II Semester Examinations, Model Paper -3 DIGITAL DESIGN USING VERILOG HDL

Time: 3 Hours Max. Marks: 75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consist of 5 units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions

Part –A (25 Marks)

- 1). a ) Write short notes on verilog HDL.
- b) Write about applications of ASIC design
- c) Explain about tristate gates.
- d) Write a verilog code using data flow model.
- e) Draw a flowchart for execution of IF ELSE loop.
- f) Draw a 2 to 4 decoder using enability and write the design module in behavioral model.
- g) Explain about CMOS inverter.
- h) Write about Hierachical access.
- i) Draw a block diagram of moore model.
- j) Explain about serial data transmission in UART design.

PART-B (50 Marks)

- 2).a) Explain the components of a verilog module with a block diagram.
  - b) Differentiate between simulation and synthesis.

(OR)

- 3). a) Explain about LEXICAN TOKENS in verilog.
  - b) Explain about concurrency.
- 4).a) Design a JK FLIP FLOP using NAND gates.
  - b) Write a verilog code for JK FLIP FLOP using NAND gates.

۲,	۱۵۱	Evolain a	module with	evamnle	ιιςinσ	verilog	code
J	ı.aı	EXPIAILL	i illouule with	example	using	vernog	coue.

- b) Explain port declaration with an example using verilog code.
- 6). a) Explain continuous assignment structure with examples.
  - b) Explain combining assignment and net declaration with examples.

(OR)

- 7).a) Write the verilog code for AOI in behavioral model.
  - b) Write the verilog code for 4 bit down counter using ternary operator in behavioral model.
- 8). a) Explain edge sensitive path using an example.
  - b) Explain about over riding parameters.

(OR)

- 9).a) Explain type declaration for parameters
  - b) Explain specify mode for path delays.
- 10).a) Explain dice game with block diagram.
  - b) Explain dice game using flow chart

(OR)

- 11). a) Explain combinational logic operation of XC300FPGA.
  - b) Explain XC3000 series FPGA flip flop with clock enable.

#### DEPARTMEMNT OF ELECTRONICS AND COMMUNICATION ENGINNERING

## B. Tech II year – II Semester Examinations, Model Paper-4 DIGITAL DESIGN USING VERILOG HDL

Time: 3 Hours Max. Marks:75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consist of 5 units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions

Part –A (25 Marks)

1)	a) Define synthesis and simulation.	[2M]
	b) What are tristate gates?	[3M]
	c) write a short notes: -	[2M]
	(i) Ternary operators	
	d) write a short notes on always construct.	[3M]
	e) Write the Verilog module for repeat construct.	[2M]
	f) Define keyword in Verilog HDL.	[3M]
	g) Define net delay.	[2M]
	h) Write the syntax of even construct.	[3M]
	i) Define setup and hold time.	[2M]
	j)define moore and melay machine?	[3M]

Part- B (50Marks)

2) i)Explain different levels of design description in verilog. ii)Explain port declaration with an example.

or

- 3) Design a 1x4 demultiplexer module by using 2x4 decoder and write NAND gates.
- 4) i)Designa JK flip flop using NAND gate and write verilog code for it. ii)Design T-flipflop using NAND gates.

or

- 5) i) write a verilog module using case statement and implement 1x16 multiplexer.
- 6) Design module to convert angle in radians to one degrees with explanation.

OI

- 7) Write the verilog code for half substractor using CMOS switches.
- 8) I) Explain \$\(\parama\) random function with example? ii) Explain type declaration for parameter?

or

9) write a short notes on moore 101 sequence detector and write the verilog code for the same.

10) write a verilog module for 4-bit ALU also obtain its test bench and simulation resul	lts.

or

11) write in detail about assertion verification and also give its benefits.

#### DEPARTMEMNT OF ELECTRONICS AND COMMUNICATION ENGINNERING

#### B. Tech II year – II Semester Examinations, Model Paper -5 **DIGITAL DESIGN USING VERILOG HDL**

Time: 3 Hours Max. Marks: 75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consist of 5 units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions


	Part –A	(25 Marks)
1.	a) Give the functioning of "\$ monitor" on system task?	[2m]
	b) What is the difference between Scalars and vectors in module?	[3m]
	c) Explain different levels of design descriptions in verilog?	[2m]
	d) Define Strength and list out types of Strengths.	[3m]
	e) Write short note on Blocking and Non-Blocking statement.	[2m]
	f) Give the syntax of the following (1) If and If-else, (2) Forever loop.	[3m]
	g) What are Bi-directional Gates and List them.	[2m]
	h) Define automatic function? Explain?	[3m]
	i) Explain LFSR and MISR?	[2m]
	j) Define (1)Setup hold, (2) Width, (3) Hold time.	[3m]
	Part- B	(50Marks)
2)	a) What are LEXICAL TOKENS and Explain.	
	OR	
3)	b) Explain about the Numbers System in verilog.	

- 4) a) Design T-FlipFlop using NAND Gate

OR

- 5) b) (1) Explain continuous assignment structures with examples?
  - (2) Explain Concurrent Statement in data flow model?

6)	a) (1) Write the difference between begin-end Block and Fork join Block
	(2) Write a short note on functional Bifurcation
	OR
7)	b) Write a verilog code for up counter using behavioral model.
8)	a) (1) Design a half subtractor using CMOS Switches.
	(2) Write a verilog code for 4 bit full adder with carry look ahead.
	OR
9)	b) Define the following terms.
	(1) Module parameter,
	(2) File based tasks and functions,
	(3) Compiler directives.
10)	a) What are the various Sequential memory storage models? Explain in detail?
	OR
11)	b) (1) Write the rules to be followed to declare and to use the bi-directional lines?
	(2) Write a verilog module for PLA?



#### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### B.Tech III year – I Semester Examinations, Model Paper-I DIGITAL SYSTEM DESIGN

Time: 3 hours Max. Marks: 75

#### PART- A (25 Marks)

1	a. What is the difference between Moore and Mealy machine?	(2 M)
1.	a. What is the difference between Moore and Meary machine?	(2 IVI)
	b. What are the limitations and capabilities of FSM?	(3 M)
	c. What is fundamental mode model?	(2 M)
	d. What are Hazards?	(2 M)
	e. What are differences between PLA and PAL?	(3M)
	f. Describe the advantages of PLA minimization and folding.	(3M)
	g. Explain bridge fault model.	(2 M)
	h. Explain the Stuck at faults with an example.	(3 M)
	i. What are the principal components of State machine chart?	(3 M)
	j. What is a State Machine?	(2 M)

#### **PART-B** (5\*10=50 Marks)

2.a) Find the equivalence partition for the machine shown below

PS	NS,Z	
	X=0	X=1
A	B,1	H,1
В	F,1	D,1
C	D,0	E,1
D	C,0	F,1
Е	D,1	E,1
F	C,1	E,1
G	C,1	D,1
Н	C,0	A,1

b) Show a standard form of the corresponding reduced machine

#### OR

- 3. Explain the following related to sequential circuits with suitable
  - a) State diagram b) State Table c) State Assignment
  - 4. A fundamental –mode sequential machine has two inputs,  $x_1$  and  $x_2$ , and two outputs,  $z_1$  and  $z_2$ .  $z_1$  becomes 1 when  $x_1$  changes its value preceded by a change in value in  $x_2$ .  $z_2$  becomes 1 when  $x_2$  changes its value preceded by a change in value in  $x_1$ . Once 1, both  $z_1$  and  $z_2$  return to 0 only when both  $x_1$  and  $x_2$  become 0.

- (i) Derive a minimum-row state table having fast and flicker-free output
- (ii) Show a valid assignment (race-free) and write a set of (static) hazard-free exitation and output equations.

#### OR

- 5. a). Explain briefly, the occurrence of various types of hazards in digital circuits.
  - b). Implement a hazard free circuit for the following function:

$$f(ABCD) = A'BC' + A'B'C + CD' + AC$$

6. Explain PLA minimization procedure and obtain the minimized expression to be implemented on PLA F = 2021 + 0022 + 1200

#### OR

- 7. a) Explain ROM architecture in detail.
- b) Design a logic circuit which generates the square of a given three bit binary number. Realize the design using ROM.
- 8. a) What is the significance of Kohavi algorithm? Explain how it is useful in the detection of faults in digital circuits.
  - b)Apply Kohavi's algorithm to the given POS function  $f = (A + \overline{B})(C + BD)$ .

#### OR

- 9. a). Explain the Stuck at faults with an example.
- b). Draw the circuit which realizes the logic function z=x1 x2+x3 x4 using AND and OR gates. For the circuits realized above, determine a test vector which denotes SA0 fault on the line 'x2'.
- 10. Realize the state machine chart for dice controller.

#### OR

11. With an example, explain the use of ASM charts in the design of digital circuits.

## MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### B.Tech III year – I Semester Examinations, Model Paper-II DIGITAL SYSTEM DESIGN

Time: 3 hours Max. Marks: 75

#### PART- A (25 Marks)

1. a) Write short note on incompletely specified Machines.	(2M)
b) Define the terms Terminal state, successor and strongly connected machine.	(3M)
c) What is merger Graph?	(2M)
d) What are races and cycles?	(3M)
e) List the advantages of PLA	(2M)
f) Explain crosspoint faults in PLA.	(3M)
g) With an example explain the principle of operation of path sensitization method.	(3M)
h) What are the different types of faults in combinational circuits?	(2M)
i) What are the salient features of SM chart?	(3M)
j) Define Kohavi algorithm.	(2M)

#### **PART-B** (5\*10=50 Marks)

2. Draw the Minimal State table equivalent to the State table given:

PS	NS,Z		
	X=0	X=1	
A	A,1	E,0	
В	A,0	E,0	
С	В,0	F,0	
D	В,0	F,0	
Е	C,0	F,1	
F	C,0	F,1	
G	D,0	H,1	
Н	D,0	H,1	

OR

3. Convert the following Mealy machine into a corresponding Moore machine.

PS		
Α	B,O	E,O
В	E,O	D,O
С	D,I	A,O
D	C,I	E,O
E	B,O	D,O

4. Give a state assignment without critical races to each of the following asynchronous machine shown in figure.

q×	10	11	12	13
А	A	С	(A)	В
В	Α	₿	Α	B
С	(C)	(C)	E	D
D	С	В	<b>(D)</b>	<b>(D)</b>
E	E	F	<b>E</b>	D
F	E	(F)	Α	В

OR

- 5. a) The output Z of a fundamental-mode , two input sequential circuit is to change from 0 to 1 only when  $x_2$  changes from 0 to 1 while  $x_1$  =1. The output is to change from 1 to 0 only when  $x_1$  changes from 1 to 0 while  $x_2$  =1.
  - (i) Find a minimum- row reduced flow table, the output should be fast and flicker-free.
  - (ii) Show a valid assignment and write a set of (static) hazard-free exitation and output equations.
- 6. Give the PLA realization of the following functions using PLA with 5 inputs, 4 outputs and 8 AND gates.  $F1(a,b,c,d) = \sum m(0,1,2,3,11,12,13,14,15,16,17,18,19,27,28,29,30,31)$


$$F2(a,b,c,d) = \sum m(4,5,6,7,8,9,10,11,20,21,22,23,30).$$

OR

- 7. Design a 32-bit Adder using Carry Look Ahead Adders.
- 8. With an example explain the principle of operation of path sensitization method.

OR

9. Using Boolean difference method detect **h** - SA0 fault in the given circuit and derive the test vectors.



- 10. a) Draw an SM chart to design a binary multiplier.
  - b) How does the SM chart differ from a software flow chart?

OR

11. Explain in detail the ASM technique of designing a sequential circuit.

# MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### B.Tech III year – I Semester Examinations, Model Paper-III DIGITAL SYSTEM DESIGN

Time: 3 hours Max. Marks: 75

#### PART- A (25 Marks)

1 a) Define State equivalence theorem.	(2M)
b) What is a flow table?	(3M)
c) Write short notes on static hazards.	(2M)
d) What are the rules to develop a merger chart?	(3M)
e) Explain the programming of ROM.	(2M)
f) What is the basic architecture of a PAL?	(3M)
g) List out the Boolean difference properties	(2M)
h) What is the significance of test pattern generation?	(3M)
i) What are the elements of State machine chart?	(2M)
j) What is the use of SM charts?	(3M)

#### **PART-B** (5\*10=50 Marks)

2. Construct the compatibility graph and obtain the minimal cover table for the sequential machine described by the state table given.

PS	NS,Z		
	I=0	I=1	
1	2,0	3,1	
2	1,0	1,1	
3	4,1	4,1	
4	3,1	6,0	
5	1,0	1,1	
6	7,0	3,0	
7	4,1	4,1	

OR

3. Minimize the following incompletely specified machine using Merger Table method.

PS	NS,Z		
	X = 0	X = 1	
A	E,0	В,0	
В	F,0	A,0	
C	E,-	C,0	
D	F,1	D,0	
E	C,1	C,0	
$\mathbf{F}$	D,-	В,0	


4. Design a hazard-free OR-AND network for the boolean function  $f = \sum m(0,2,6,7)$ .

#### OR


- 5. a) Explain static, dynamic and essential hazards in digital circuits.
  - b) Design a hazard free realization for the Boolean expression  $f(A,B,C,D)=\sum_{m}(2,5,7,8,10,14)$ .
- 6. Design a BCD adder.

#### OR

- 7. Design a 3 bit BCD to Grey code convertor and realize the circuit using PLA and then show how folding reduces the number of cross points on the PLA.
- 8. Using Path sensitization and Boolean difference method find the test vectors for S-A-0 fault on input line 1 and S-A-1 fault on input line 2 of the circuit given below




9. For the circuit shown below find tests to detect the faults **h** S-A-0 and **h** S-A-1, **k** S-A-0 and **k** S-A-1. Find tests to distinguish between the above faults.



10. Draw an SM chart to design a binary multiplier.

OR

11. Realize the state machine chart for dice controller.



Code No: R15A0507

#### MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)
II B.Tech II Semester Regular Examinations, April/May 2017
Java Programming

	(CSE)		
Roll No	N 3		

Time: 3 hours

Max. Marks: 75

Note: This question paper contains two parts A and B

Part A is compulsory which carriers 25 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

#### PART-A

(25 Marks)

- 1. (a) Discuss OOPs concepts. (3)
  - (b) Compare method and a constructor.(3)
  - (c) What are the uses of super keyword. (2)
  - (d) What is an interface. (2)
  - (e) Discuss the significance of finally block (2)
  - (f) Illustrate with a neat diagram thread life cycle. (3)
  - (g) Explain hashtable with an example. (3)
  - (h) Discuss the four driver types needed for JDBC connectivity. (3)
  - (i) Differentiate an applet and an application. (2)
  - (i) What is event delegation model. (2)

#### PART-B

(50 Marks)

#### SECTION-I

- 2. a) Illustrate with an example parameter passing in Java. (5)
  - b) Demonstrate the use of this keyword with an example. (5)

(OR)

- 3. a) Discuss method overloading with an example. (5)
  - b) Illustrate the various functions of String class with an example. (5)

#### SECTION-II

- 4. a) Show how multiple inheritance is achieved in Java with an example. (5)
  - b) Explain with an example the need of inner classes. (5)

(OR)

- 5. a) Discuss dynamic method dispatch with an example. (5)
  - b) Write the steps in defining, creating and accessing a package, (5)

#### SECTION - III

- 6. a) Explain throws statement in Java with an example. (5)
  - b) Why thread is called lightweight and process heavy weight task. (5)

(OR)

- 7. a) Demonstrate nested try blocks with a suitable example. (5)
  - b) How to create multiple threads in Java with a suitable example. (5)

#### SECTION-IV

- 8. a) Compare Array List with Hash table. (5)
  - b) Demonstrate FileOutputStream with an example. (5)

(OR)

- 9. a) Explain updating data with JDBC. (5)
  - b) Illustrate RandomAccessFile operations with suitable examples. (5)

#### SECTION - V

- 10. a) Discuss any two swing applications. (5)
  - b) Illustrate with a neat diagram applet lifecycle. (5)

(OR)

- 11. a) Write a program for handling mouse events. (5)
  - b) Write a program to illustrate border and grid layout managers (5)

非非非非非非非

Code No: R15A0507

#### MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution - UGC, Govt. of India)

II B.Tech I Semester supplementary Examinations, May 2017

Java Programming

	(ME)	
Roll No		

Time: 3 hours

Note: This question paper contains two parts A and B

Max. Marks: 75

Part A is compulsory which carriers 25 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

PART - A	(25 Marks)
1.(a)Explain the benefits of OOP?	[2M]
(b) What is instance? How it is different from class?	[3M]
(c) Define package.	[2M]
(d) What is polymorphism?	[3M]
(e) What is an Exception?	[2M]
(f) Write the difference between thread and process?	[3M]
(g) What is JDBC?	[2M]
(h) What is the difference between List and Set?	[3M]
(i) Explain the advantages of Swings.	[2M]
(j) Explain the different types of applets.	[3M]

#### PART - B SECTION - I

(50 Marks)

- 2.a) Explain about String and String Buffer classes.
  - b) What is constructor? Explain different types of constructors in Java.

OR

3. Explain briefly about Java Buzzwords?.

#### SECTION-II

4. Explain different types of Inheritance with suitable examples.

OR

5. What is a Package? Explain the procedure for creating and importing the Packages in java.

SECTION-III

6. What is exception? Explain the exception handling mechanism.

OF

7. Explain about thread synchronization.

SECTION-IV

8. a) What are the main steps in java to make JDBC connectivity?b) Give the list of important Interfaces of Collection API.

OR

9. a). Explain the commonly used methods of Input Stream class.

b) Explain different types of database drivers.

#### SECTION - V

- 10.a) What is an event? Explain the event delegation model.
  - b) Write a java program to handle keyboard events

OI

11. a). Write the HTML Applet Tag and explain each part of it.

b) What is the lifecycle of an applet?

\* # \* \* \* \* \* \* \* \* \*

Code No: R15A0507-161

#### MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

W.

(Autonomous Institution - UGC, Govt. of India)

#### B.Tech. III Semester Regular Examinations, NOV 2016 JAVA PROGRAMMING

(ME)							
Roll No		1	N	3			

Time: 3 hours

Note: This question paper contains two parts A and B

Max. Marks: 75

Part A is compulsory which carriers 25 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

PART - A	(25 Marks)		
1(a) What is type casting?		[2M]	
(b) Define class and object		[3M]	
(c ) Explain abstract classes		[2M]	
(d) Explain Method overloading		[3M]	
(e)What is an interface?		[2M]	
(f)What is synchronization?		[3M]	
(g) What is CLASSPATH?		[2M]	
(h) Write a java code to print date and time.		[3M]	
(i) Give the benefits of exception handling.		[2M]	
(j)write a short note on inner classes.		[3M]	

#### PART - B

(50 Marks)

#### **SECTION-I**

- 2.a) What is recursion ?write a recursive function for factorial?
  - b) Explain about different parameter passing methods with examples.

#### OR

- 3. a) Write a java program to find the sum of all elements in the one dimensional array.
  - b) What is Overloading? Explain Method overloading with an example.

#### SECTION - II

- 4. (a) Explain the member access mechanism in inheritance with an example.
  - (b) What is polymorphism? Write a program to find the perimeter of the triangle and circle

#### OR

- 5. (a) What is multiple inheritance? Explain how it can be implemented in Java with the help of an example.
- (b) Compare and contrast overloading and overriding methods.

#### SECTION - III

- 6.(a)Distinguish between multi threading and multi tasking.
  - (b) Explain about the keywords try, catch, throw and throws.

#### OR

- 7. (a)Explain the thread Life cycle.
  - (b) Explain various checked and unchecked built-in Exceptions.

#### SECTION-IV

- 8. a) Explain File Input Stream and File Output put Stream with an example for each.
  - b) Explain briefly various legacy classes and interfaces in java.util package.

#### OR

9. Explain scanner class and StringTokenizer class with an example

#### SECTION - V

- 10. a) Write an applet to create registration form of a student.
  - b) Explain border and grid layout mangers briefly.

#### OR

11. a). What are the differences between applications and applets?

b) Explain AWT controls in briefly.

\*\*\*\*

# Department of Electronics and Communication Engineering Java Programming Model Paper – R15 III ECE I Semester

Duration: 3hrs Max Marks: 75

#### Answer all the following

PART-A (Marks 25)

(Marks: 5\*10=50)

- 1. (a) What are the properties of object oriented programming?
  - (b) What is method overriding?
  - (c)Define an Exception. What is meant by Exception Handling?
  - (d)List some of the classes available in collection?
  - (e)List the components of Swing?
  - (f)Discuss briefly about streams.
  - (g)What is inheritance?
  - (h)What is thread priority?
  - (i) What are the steps involved in creating Thread life Cycle?
  - (j)What is an event?

#### Answer all the questions PART – B

2. (a)Discuss in detail about inheritance. Also write its benefits.

(OR)

- (b)Describe about Type conversion. Also explain how casting is used to perform type conversion between incompatible types.
- 3. (a) What is inheritance? Explain different types of inheritance.

(OR)

- (b) How a method can be overridden? Explain.
- 4. (a) Give the class hierarchy in Java related to exception handling. Briefly explain each class.

(OR)

- (b) What is a thread? Explain the states of a thread with an example.
- 5. (a) Explain in detail about collection interfaces.

(OR)

- (b) Explain in details about different Layout Manager
- 6. (a) Explain in detail about the classification of swing components.

(OR)

(b) Explain in brief about events and event sources.

# Department of Electronics and Communication Engineering Java Programming

#### Model Paper –2 (R15) III ECE I Semester

Duration: 3hrs Max Marks: 75

#### Answer all the following

PART-A

(Marks 25)

- 1. (a) What is Data Abstraction? (2M)
  - (b) Compare AWT and Swings? (3M)
  - (c) Explain about operators in Java? (2M)
  - (d) Explain final keyword with example? (3M)
  - (e) Explain about the usage of this keyword with example? (2M)
  - (f) Explain inner classes in java? (3M)
  - (g) Explain the differences between throw and throws (2M)
  - (h) Explain the Array List class? (3M)
  - (i) What is Dynamic Binding (2M)
  - (j) Difference between Applet and Applications? (3M)

PART - B

(Marks: 5\*10=50)

#### Answer all the questions

- 2. (a) What is Parameter Passing? Explain with Program? (5M)
  - (b)What is Recursion? Write a program for Factorial of number using Recursion? (5M) (OR)
  - (c) Explain about String Buffer class methods in java? Explain about Access Control (5M)
- 3 (a) Define an interface? Explain about Abstract class with Program? (10M)

(OR

- (b) How multiple inheritances are achieved in java with the interfaces? Explain with an example? (10M)
- 4 (a) Explain Exception Handling Mechanism in java with programs (10M)

(OR)

- (b) What is Inter thread Communication? Explain Producer Consumer pattern with program? (10M)
- 5 (a) Explain the difference between: i) Hash Table. ii) Vector class (10M)

(OR)

- (b)Explain Forms of inheritance in java with examples (10M)
- 6 (a) Write a java program for Handling Mouse Events and Key Events? (10M)

(OR)

(b) Explain about Swing Components: i) JButton ii) JLabel iii) JTextArea iv) JTextField (10M)

# Department of Electronics and Communication Engineering Java Programming

#### Model Paper –3 (R15) III ECE I Semester

Duration: 3hrs Max Marks: 75

#### Answer all the following

PART-A (Marks 25)

- 1. (a) List the data types present in java.
  - (b)Explain in brief about interfaces.
  - (c) What is meant by checked exception and unchecked exception.
  - (d)How statements call can be used? Also list the types of methods in statement class.
  - (e)Discuss about JFrame and JPanel
  - (f)Discuss briefly about enumerated data

types.

- (g)What is CLASSPATH?
- (h)What is multithreading?
- (i) Explain Enumeration and Autoboxing
- (j)What are event sources?

PART – B (Marks:5\*10=50)

#### Answer all the questions

1. (a)List the primitive data types of java. Explain each of them in detail.

(OR)

- (b) What are the different types of array? List out the advantages of using arrays?
- 2. (a)Write in detail about super class and subclasses.

(OR)

- (b) Write the differences between interfaces and abstract.
- 3. (a) How are finally statements used in java? Explain in detail.

(OR)

- (b)Is it possible to interrupt a thread? Explain.
- 4. (a) Explain in detail about hash table class.

(OR)

- (b) Explain about Forms of Inheritance in Java with examples.
- 5. (a) Discuss in detail about swing components.

(OR

(b)Explain about various event classes and Event Listeners

# Department of Electronics and Communication Engineering Java Programming Model Paper –4 (R15) III ECE I Semester

Duration: 3hrs Max Marks: 75

#### Answer all the following

PART-A (Marks 25)

- 1. (a) What are the OOPs features? (2M)
  - (b) Compare Procedural and OOP Languages? (3M)
  - (c) Explain about control statements in java? (2M)
  - (d) Explain about method overloading with example? (3M)
  - (e) Explain about the usage of super keyword with an example? (2M)
  - (f) Explain how interfaces are implemented with an example? (3M)
  - (g) Explain the following: try, catch, throw, throws, finally (2M)
  - (h) Explain the creation of threads with an example? (3M)
  - (i)List Event classes in java(2M)
  - (j) What are event sources and explain the life cycle of an applet? (3M)

PART – B (Marks: 5\*10=50)

#### **Answer all the questions**

- 2. (a) What is type casting and conversion? When it is required? (5M)
  - (b)What is an array? How arrays are declared in java with an example? (5M) (OR)
- (c) Explain about method overloading with example? Explain about constructor overloading with example?
- 3 (a) What is method overriding? How method overriding is achieved in Java, with an example? (10M)

(OR)

- (b) How multiple inheritances are achieved in java with the interfaces? Explain with an example? (10M)
- 4 (a) What are the checked Exceptions and Unchecked Exceptions? Explain some of these exceptions with an example and also give the difference between them. (10M)

(OR

- (b) How the priorities can be assigned to threads? Explain with example? (10M)
- 5 (a) Explain the difference between: i) Vector and Array List. ii) Enumeration and Iterator. (10M) (OR)
  - (b)Explain in detail about MVC Architecture and Explain about Adapter classes (10M)
- 6 (a) Define an event. Give examples of events. Define event handler. How it handles events? (10M) (OR)
  - (b) Explain about layout manager? With an example? (10M)

# Department of Electronics and Communication Engineering Java Programming Model Paper –5 (R15)

#### **III ECE I Semester**

Duration: 3hrs Max Marks: 75

#### Answer all the following

**PART-A** 

(Marks 25)

- 1. (a) What is Polymorphism? (2M)
  - (b) Compare Class and Interface with examples? (3M)
  - (c) Explain about Access Control in java? (2M)
  - (d) Explain Generics in java? (3M)
  - (e) Explain about the usage of this keyword with example? (2M)
  - (f) Explain java Buzzwords? (3M)
  - (g) Explain Garbage Collection (2M)
  - (h) Explain the Vector class? (3M)
  - (i) What is Static Binding (2M)
  - (j) Explain how to pass parameters to an applet? (3M)

#### PART – B

(Marks: 5\*10=50)

#### **Answer all the questions**

- 2. (a) What is Type Casting? Explain Type Conversion in Java with example? (5M)
  - (b)Explain Constructor Overloading and Method Overloading with program? (5M) (OR)
  - (c) Explain about String class methods in java? (5M)
- 3 (a) Define an interface? Explain how to implement an interface with program? (10M)
  - (b) What is a Package? Explain how to create User defined package with program (10M)
- 4 (a) Explain Exception Handling Mechanism in java with programs (10M)

(OR

- (b) What is Inter thread Communication? Explain Producer Consumer pattern with program? (10M)
- 5 (a) Explain about MVC Architecture? Explain AWT Components like Label, Button, Checkbox (10M)

(OR)

- (b)Explain Forms of inheritance in java with examples (10M)
- 6 (a) Explain different Layout Manager in java? (10M)

(OR)

(b) Explain about Swing Components: i) Combo boxes ii) Tabbed Panes iii) Tables iv) Trees (10M)